# THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

## A Hybrid CMOS SET Made Indirect Logic Based Pulse Train Generator for BIOS Operation

Dr. Jayanta Gope

Assistant Professor, Department of ECE, Camellia School of Engineering & Technology, Barasat, Kolkata, India Mahuya Panda

Assistant Professor, Department of EE, Camellia School of Engineering & Technology, Barasat, Kolkata, India Santanu Debnath

Assistant Professor, Department of CSE, Camellia School of Engineering & Technology, Barasat, Kolkata, India Sushmita Kashyap

Student Department of ECE, Camellia School of Engineering & Technology, Barasat, Kolkata, India Priyanka Kumari

Student Department of ECE, Camellia School of Engineering & Technology, Barasat, Kolkata, India

### Abstract:

Hybrid CMOS SET is a promising field of advanced device research which encapsulates both the merits of CMOS transistors and single electron transistors in a nutshell. This short communication intends to deliver the logical synthesis of Hybrid CMOS SET in designing advanced indirect logic based pulse train generator for advanced computing. The logical analysis of the proposed model is made on the simulation study and the comparative analysis is derived from the test bench. The results are in good shape and thereby the authors hereby intend to report the same. An ephemeral introductory on hybrid CMOS SET is followed by design study and the same concludes with the comparative analysis of both the hybrid model and its conventional equivalent model.

Keywords: MIB Model, Hybrid CMOS SET, Indirect Logic, Pulse Train Generator, Advanced Computing.

### 1. Introduction

Mesophysics is a customized study of nano regime physics. Besides Mesophysics Researchers at Delft University reported inter allied co-designing of existing CMOS technology and newly invented ultra-modern Single Electron Transistor (SET) tunnelling technology [i-v]. Apparently this conceptualized the hybridization of CMOS and SET [vi]. Perhaps this is the ultimate form of device research as the device engineers can manipulate single electron with the help of e beam lithography. The technique bridges the gap of background charge problem, low gain, room temperature operation of SET as well as dimnish the scaling issues of CMOS transistors in one platform. Other merits of this novel topology is crafted from the analytical study of MIB model coined from the research led by Prof. Santanu Mahapatra [vii]. He and his team empirically demonstrated the robustness of hybrid CMOS SET which was later incorporated by TOSHIBA very recently. Convincingly Prof. Mahapatra's team reported [viii] the perfect co bonding of two device metaphor only to resemble the attributes of high speed low power consuming ULSI nano devices.

Following the same pathway of device research worldwide, Scientists emphasized on hybrid CMOS device research involving both analogue research as well as typical logic oriented device synchronization [ix-xvi]. Promisingly the analytical study of predecessors reached major attention; lacking of sophisticated lithography techniques pointed out inadequate scope in mobilizing the fundamental topology into logical synthesis using SET. Thus the research for device miniaturization was categorically upheld into numerical computations only. Then after the next phase of research of Hybrid CMOS SET based logical synthesis was augmented by Japanese group of Scientists during 2009. This motivated Researchers in developing Hybrid CMOS SET based logical orientations which mimics the logical output of conventional CMOS logic gates. Thus Researchers worldwide anticipated the ample scope of Hybrid CMOS SET based logic device modelling which catered interest both in academia and in industry.

Here Researchers and students conventionally adapted Hybrid CMOS SET based logic realizations in developing indirect logic based pulse train generator which is of utmost importance in electronic industry appliances. The authors largely adhered to the previous works of Gope et.al. [xvii-xxiii] to design the pulse train generator and empirically demonstrated its uniqueness compared to conventional pulse train generators.







Figure 2: Response of Hybrid CMOS SET based proposed model vs. its traditional counterpart

#### 2. Design and Implementation of Hybrid CMOS Set Based Indirect Logic Oriented Pulse Train Generator

Fig 1. Is a compact monolithic hybrid CMOS SET based nano IC intended for Indirect Logic based pulse train generation operation and it comprises of 108 tunnel junctions and 126 capacitors. The load of CMOS here in this circuit is the SET driven by merely 0.20mv and logic 1 implies 0.18mv (high) whereas logic 0 is substantially low ~0.01mv. The other considerations of the proposed design are that it requires at least three subsections of Hybrid CMOS SET based Flip Flops and the output is obtained from f1 and f2. The combinational logic at the right most end is a typical analogy of logical synthesis of synchronous/ripple counters made up of the novel Hybrid CMOS SET logic gates.

For test bench implementation the authors considered two pulse trains i) 10011000 and ii) 11111100. As these are both 8 bits long thus 8 unique states to generate those two pulse trains are essentially required. This is why a mod 8 i.e. a 3 bit ripple counter is used in the right most side and f1 and f2 provide the outputs of the combinational synthesis. By and large f1 and f2 produces a waveform quite similar to as shown in Fig.2.

The present model embraced highest implementation of Hybrid CMOS logic orientation of in one typical complex indirect logic based circuit. Eventually the proposed model poses the virtue of nano device methodology and cordially can be included in BIOS architecture for high speed large computation. As the proposed model showed no errors in performing the logic operations thus the next few states i.e. i)power consumption and ii)propagation delay are now here is eventually considered for comparative analysis. Table I below indicates the estimated value of Hybrid CMOS SET based gates perpetually to the CMOS based logical interventions.

Supply gates gates Consum	ption delay
0.01v 54 54 4.12e-0	09W ~ 1 ns

T	al	51	e	1
1	u	$\mathcal{I}$	C	1

#### 3. Conclusion

The simulated model of Hybrid CMOS SET made indirect logic based typical pulse train generator produces successful implementation of pulses in a sophisticated manoeuvre. This design has the attire of low power consumption (4.12e-09W), and high speed caused from extensively nullified propagation delay of (~ 1 ns); furthermore, the typical size of the circuit is in nm range. It is also noteworthy that the circuit produces high gain and can be designed in room temperature operations. Last but not least the switching speed mobility and power dissipation improves satisfactory in the proposed model. Henceforth, the authors advocate the incorporation of such models in the BIOS for future advanced computing systems.

#### 4. References

- i. Konstantin k. Likharev, "Single- electron device and their applications", Proc. IEEE Vol. 87, PP. 606-632, April 1999.
- ii. Qiaoyan Yu, student member IEEE, "Single-electron devices", Manuscript received Dec. 12, 2006.
- iii. Andreas Scholze, "Simulation of single-electron devices," Ph.D. dissertation, Univ. of Jena, Germany, 2000.
- iv. L .J. Yen, Ahmad Radzi Mat Isa, Karsono Ahmad Dasuki, "Modeling and Simulation of single-electron transistor", et al. / Journal of Fundamental Science 1 (2005) 1-6.
- v. Amiza Rasmi & Uda Hashim "Single-electron transistor (SET): Literature Review" journal 2005, koieg University, Malaysia.
- vi. M. M. Ziegler and M. R. Stan, "A case for CMOS /nano codesign,"
- vii. S. Mahapam, A.M. lonescu, K. Banejee, M.J.Declerq, "Modelling and analysis of pow- dissipation in single electron logic", Technical Digest of IEDM 2002.
- viii. S. Mahapatra, A.M. lonescu, K. Baneiee, "A quasi-analytical SET model for few electron circuit simulation", IEEE Electron De". Lett., Vol. 23, No. 6, pp. 366-368, 2002.
- ix. A.Venkataratnam and A. K. Goel, Design and simulation of logic circuits with hybrid architectures of single electron transistors and conventional devices, 1st Intl. Conf. Nano-Networks and Workshops, 2006. NanoNet '06, September (2006), pp. 1–5
- x. H. Inokawa, A. Fujiwara, and Y. Takahashi, A multiple-valued logic with merged single-electron and MOS transistors, Electron Devices Meeting, 2001, IEDM Technical Digest, Intl., December (2001), pp. 721–724.
- xi. L. Qin, C. Li, Z. Youjie, W. Gang, and W. Sen, Design and simulation of logic circuits by combined single electron and MOS transistor structures, Proc. IEEE Intl. Conf. Nan/Micro Engineered and Molecular Sys., January (2008).
- xii. S. Mahapatra et al., IEEE Trans. Electron Devices 51, 1772 (2004).
- xiii. S. Mahapatra et al., A CAD framework for co-design and analysis of CMOS-SET hybrid integrated circuits, Proc. of 2003 IEEE.
- xiv. S.J. Shin, C.S. Jung, B.J. Park, T.K. Yoon, J.J. Lee, S.J. Kim, et al., Appl. Phys. Lett. 97, 103101 (2010).
- xv. S.J. Shin, J.J. Lee, H.J. Kang, J.B. Choi, S.R. Eric Yang, Y. Takahashi, et al., Nano Lett. 11, 1591 (2011).
- xvi. Santanu Mahapatra, Adrian Mihai Ionescu, "Hybrid CMOS Single-Electron-Transistor Device and Circuit Design" Artech House, Inc., ISBN: 1596930691, 2006.
- xvii. J. Gope et.al. "Empirical Study of Incorporation of SET and Hybrid CMOS-SET in Decision Making Sub-Systems", International Journal of Science and Research (IJSR), Volume 3 Issue 6, June 2014, pp-2657-2661.

- xviii. J. Gope et.al. "Analytical Modeling of Hybrid CMOS-SET Based Moore and Mealy Logical Circuit", IPASJ International Journal of Computer Science (IIJCS), Volume 2, Issue 5, May 2014, pp-6-12.
- xix. J. Gope et.al. "Implementation of Decision Making Sub-System Using SET and Hybrid CMOS-SET A Case Study", International Journal of Advanced Research in Computer Science and Software Engineering 4(6), June - 2014, pp. 1085-1090.
- xx. J. Gope et.al., "Modelling of Hybrid CMOS-SET based Highly Efficient Parallel-In-Serial-Out Shift Register for Next Generation Electronics", International Journal of Engineering and Management Research, Volume-4, Issue-3, June-2014, pp-46-51.
- xxi. J. Gope et.al., "Hybrid CMOS-SET Decision Making Nano IC: A Case Study", International Journal of Science, Engineering and Technology Research (IJSETR), Volume 4, Issue 6, June 2015, pp-1767 -1772.
- xxii. J. Gope et.al. "Implementation of Low Power Consuming Hybrid CMOS-SET Devices for Stair Case Lighting: A Case Study for Decision Making Subsystems", International Journal of Scientific Engineering and Technology Research Volume.04, IssueNo.10, April-2015, Pages: 1878-1881.
- xxiii. J. Gope et.al. "EMPIRICAL DEMONSTRATION OF NEXT GENERATION HIGH SPEED HYBRID CMOS-SET BASED CONSUMER FRIENDLY IBM MACHINE SUBSECTION", International Journal of Engineering Sciences & Research Technology, [Gope, 4(5): May, 2015], pp -439-444.