Kaur, R., Singh, R. and Nag, V.R. 2013. Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology. The International Journal of Science & Technoledge. 1, 11 (Nov. 2013).