Parameswari, S.N.L. and Babu, G.R.M. 2014. Efficient Design of VLSI Architecture for Error Correction by using ML Decoder/Detector. The International Journal of Science & Technoledge. 2, 3 (Mar. 2014).