Kaur, R.; Singh, R.; Nag, V. R. Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology. theijst 2013, 1.