(1)
Neelavathi, S.; Vigneswari, M. Power and Delay Reduction Using D-Latch in Carry Select Adder. theijst 2014, 2.