Pallavi, C., & Swathi, V. (2013). An Efficient 64-Bit Carry Select Adder With Reduced Area Application. The International Journal of Science & Technoledge, 1(7). Retrieved from http://internationaljournalcorner.com/index.php/theijst/article/view/128056