Kaur, R., Singh, R., & Nag, V. R. (2013). Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology. The International Journal of Science & Technoledge, 1(11). Retrieved from http://internationaljournalcorner.com/index.php/theijst/article/view/128084