S., T. M. P., Chowdhary, S. V., & Udara, S. (2014). High Performance 64-bit Error Tolerent Adder Using Cadence Tool. The International Journal of Science & Technoledge, 2(8). Retrieved from http://internationaljournalcorner.com/index.php/theijst/article/view/128176