Parameswari, S. N. L., & Babu, G. R. M. (2014). Efficient Design of VLSI Architecture for Error Correction by using ML Decoder/Detector. The International Journal of Science & Technoledge, 2(3). Retrieved from http://internationaljournalcorner.com/index.php/theijst/article/view/138591