Kaur, Rajneet, Randhir Singh, and Vibha Raj Nag. 2013. “Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology”. The International Journal of Science & Technoledge 1 (11). http://internationaljournalcorner.com/index.php/theijst/article/view/128084.