Neelavathi, S., and M. Vigneswari. 2014. “Power and Delay Reduction Using D-Latch in Carry Select Adder”. The International Journal of Science & Technoledge 2 (2). http://internationaljournalcorner.com/index.php/theijst/article/view/128095.