Parameswari, S. N. Lalitha, and G. R. Mahendra Babu. 2014. “Efficient Design of VLSI Architecture for Error Correction by Using ML Decoder/Detector”. The International Journal of Science & Technoledge 2 (3). http://internationaljournalcorner.com/index.php/theijst/article/view/138591.