Neelavathi, S. and Vigneswari, M. (2014) “Power and Delay Reduction Using D-Latch in Carry Select Adder”, The International Journal of Science & Technoledge, 2(2). Available at: http://internationaljournalcorner.com/index.php/theijst/article/view/128095 (Accessed: 7 July 2024).