Parameswari, S. N. L. and Babu, G. R. M. (2014) “Efficient Design of VLSI Architecture for Error Correction by using ML Decoder/Detector”, The International Journal of Science & Technoledge, 2(3). Available at: http://internationaljournalcorner.com/index.php/theijst/article/view/138591 (Accessed: 17 July 2024).