R. Kaur, R. Singh, and V. R. Nag, “Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology”, theijst, vol. 1, no. 11, Nov. 2013.