S. Neelavathi and M. Vigneswari, “Power and Delay Reduction Using D-Latch in Carry Select Adder”, theijst, vol. 2, no. 2, Mar. 2014.