T. M. P. S., S. V. Chowdhary, and S. Udara, “High Performance 64-bit Error Tolerent Adder Using Cadence Tool”, theijst, vol. 2, no. 8, Aug. 2014.