S. N. L. Parameswari and G. R. M. Babu, “Efficient Design of VLSI Architecture for Error Correction by using ML Decoder/Detector”, theijst, vol. 2, no. 3, Mar. 2014.