M. L. Doddamani and M. L. M., “Design and Implementation of Optimized Floating Point Matrix Multiplier Based on FPGA”, theijst, vol. 2, no. 4, May 2014.