Kaur, R., R. Singh, and V. R. Nag. “Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology”. The International Journal of Science & Technoledge, vol. 1, no. 11, Nov. 2013, http://internationaljournalcorner.com/index.php/theijst/article/view/128084.