Neelavathi, S., and M. Vigneswari. “Power and Delay Reduction Using D-Latch in Carry Select Adder”. The International Journal of Science & Technoledge, vol. 2, no. 2, Mar. 2014, http://internationaljournalcorner.com/index.php/theijst/article/view/128095.