S., T. M. P., S. V. Chowdhary, and S. Udara. “High Performance 64-Bit Error Tolerent Adder Using Cadence Tool”. The International Journal of Science & Technoledge, vol. 2, no. 8, Aug. 2014, http://internationaljournalcorner.com/index.php/theijst/article/view/128176.