Parameswari, S. N. L., and G. R. M. Babu. “Efficient Design of VLSI Architecture for Error Correction by Using ML Decoder/Detector”. The International Journal of Science & Technoledge, vol. 2, no. 3, Mar. 2014, http://internationaljournalcorner.com/index.php/theijst/article/view/138591.