Neelavathi, S., and M. Vigneswari. “Power and Delay Reduction Using D-Latch in Carry Select Adder”. The International Journal of Science & Technoledge 2, no. 2 (March 3, 2014). Accessed July 7, 2024. http://internationaljournalcorner.com/index.php/theijst/article/view/128095.