S., Tejo Murthy P., Sanjay V. Chowdhary, and Srinivasarao Udara. “High Performance 64-Bit Error Tolerent Adder Using Cadence Tool”. The International Journal of Science & Technoledge 2, no. 8 (August 31, 2014). Accessed July 7, 2024. http://internationaljournalcorner.com/index.php/theijst/article/view/128176.