Kaur R, Singh R, Nag VR. Optimization And Analysis Of Tapered Buffer For Minimum Power Delay Using CMOS Technology. theijst [Internet]. 2013 Nov. 30 [cited 2024 Jul. 7];1(11). Available from: http://internationaljournalcorner.com/index.php/theijst/article/view/128084