1.
Neelavathi S, Vigneswari M. Power and Delay Reduction Using D-Latch in Carry Select Adder. theijst [Internet]. 2014 Mar. 3 [cited 2024 Jul. 30];2(2). Available from: http://internationaljournalcorner.com/index.php/theijst/article/view/128095