S. TMP, Chowdhary SV, Udara S. High Performance 64-bit Error Tolerent Adder Using Cadence Tool. theijst [Internet]. 2014 Aug. 31 [cited 2024 Jul. 7];2(8). Available from: http://internationaljournalcorner.com/index.php/theijst/article/view/128176