Parameswari SNL, Babu GRM. Efficient Design of VLSI Architecture for Error Correction by using ML Decoder/Detector. theijst [Internet]. 2014 Mar. 31 [cited 2024 Jul. 17];2(3). Available from: http://internationaljournalcorner.com/index.php/theijst/article/view/138591