



**ISSN: 2278 – 0211 (Online)**

## **Performance Characteristics Of Cmos Circuits In Sodel(Silicon On Depletion Layer) Cmos Over Conventional Cmos Technology**

**Gaurav Jain**

Dept. of ECE, RKGIT College of Engg., Gaziabad, India

**Prof. K.K. Tripathi**

Dept. of ECE, RKGIT College of Engg., Gaziabad, India

**Kalpana Agrawal**

Dept. of VLSI, Mewar University, Gaziabad, India

### ***Abstract :***

*In this paper, the switching performance of SODEL(silicon on depletion layer) CMOS is investigated with a view to realizing high speed and low power CMOS applications. Due to smaller parasitic capacitance , the propagation delay time in SODEL CMOS has been improved by up to 25% compared to that of conventional CMOS in 5 stacked NFET inverters at the same Vdd . Also, power-delay product is better by 30% in SODEL CMOS. Latch-up immunity for alpha particle irradiation in SODEL is found to be better than conventional CMOS. So SODEL CMOS device's circuit technology is expected to provide a better solution for low power system-on-chip applications.*

## 1.Introduction

Recently, partially depleted SOI (PD-SOI) CMOS devices have emerged as one of the promising solutions for high-performance CMOS applications[1]. It is offering many advantages over conventional bulk CMOS, such as larger  $I_{dsat}$  (saturation current) due to the floating body effect (FBE), smaller junction capacitance ( $C_j$ ) and less body effect[2]. However, there are many disadvantages to be overcome concerning PD-SOI CMOS devices, such as the history effect, wafer quality and cost, gate oxide integrity, self-heating, and additional option of body contact to fix the body potential [3][4]. If desirable SOI CMOS device characteristics were realized using conventional bulk CMOS technology, a better solution would be available for high-performance and low-power CMOS, and especially so for system-on-a-chip(SoC) applications[5].

The new MOSFET device concept of silicon on depletion-layer FET(SODEL FET) has been proposed to achieve high-performance in future CMOS applications. For example, SODEL FET on a bulk silicon wafer has an artificial depletion layer which works as an insulator like a buried oxide(BOX) in SOI MOSFET[3]. The artificial depletion layer is formed by n/p-/n junction beneath the channel region. In contrast to PD-SOI devices, the holes generated by impact ionization can be swept away from channel region to substrate, and therefore, the kink effect or the history effect will be suppressed in SODEL FET[7].

## 2.Fabrication Of Sodel Cmos

SODEL CMOS device has the depletion layer region beneath the channel region which works as an insulator like a buried oxide (BOX) in SOI CMOS device.[8] SODEL CMOS is fabricated with bulk CMOS compatible process; however, fabrication of the depletion layer region requires the silicon epitaxy technique in the channel region to optimize the impurity profiles, and also requires two additional mask and ion implant processes in both NFET and PFET[5]. By forming stacked p/n-/p region beneath the channel region, the depletion layer is extended below the source/drain region. Therefore, smaller junction capacitance and smaller body effect have been achieved in SODEL NFET. Figure 1 shows the fabrication process of SODEL CMOS[6].




Figure 1: Fabrication Process of SODEL CMOS

Process sequence of SODEL CMOS fabrication :

- Isolation
- Well / Channel dopant ion implant
- Counter dopant ion implant(for depletion region formation)
- Channel Si epitaxial growth(selective,thickness~60nm)
- $V_t$  adjustment ion implant
- Polysilicon gate formation( $t_{ox} \sim 1.1\text{nm}$ ,  $L_{poly} \sim 30\text{nm}$ )
- Optional halo implant
- S/D extension ion implant
- Gate sidewall formation
- S/D deep junction ion implant
- Activation RTA
- NiSi salicide process
- Metallization(single metal process)

### 3.5-Stacked Nfet Inverters

In these circuits , there are 2 circuits (top switching and bottom switching ). Logically , the result will be same but due to different switchings , due to different parasitics such as body effect , the propagation delays due to inverters in top switching and bottom switching will be different[7].

Circuit diagram of 5-stacked NFET inverters is shown in Figure 2.




Figure 2 (a): Top switching

Figure 2 (b): Bottom switching

Also, the relative comparisons between SODEL CMOS device and conventional CMOS device, the top switching is better by 11% and bottom switching is better by 25% in SODEL CMOS. Also, the bottom switching propagation delay is higher than top switching in both the cases because in bottom switching, the body effects of all the 4 NFETs come into effect as a result the threshold voltage is increased, which results in an increase in propagation delay[2]. While in top switching, the body effects come into picture but in that case, the output voltage  $V_{out}$  is discharged to Gnd at a fast rate since all the 4-bottom NFETs are already having a path to ground since their gates are connected to  $V_{dd}$ [6]. So, the discharge rate is faster. While in case of bottom switching, as soon as  $V_{in}=1$ , the NFETs discharge  $V_{out}$  to Gnd, but the rate of discharge is slower since initially, the NFETs sources were floating. Also, in top & bottom switching, there is a difference in parasitics capacitances.

#### 4. Result

In Figure 3, circuit simulations of 5-stacked NFET inverters shows that the SODEL CMOS device gives 11% reduction in top switching and 25% reduction in bottom switching. Also, the power-delay product is reduced by 30%. Also, the write-data times in SODEL CMOS SRAM is 98ps compared to 130ps in conventional bulk CMOS as shown in Figure 4. Applying SODEL CMOS to logic circuit, the faster switching speed at fixed  $V_{dd}$  can be also converted to the low-power dissipation operation mode, by reducing  $V_{dd}$  while keeping the same switching speed. Better bitline delay performance can be achieved in SODEL CMOS SRAM due to the smaller bitline capacitance. The generated current by  $\alpha$ -particle irradiation is also negligible for the SCR current and the latch-up immunity in SRAM cell is not degraded SODEL CMOS structure.




Figure 3: Relative comparisons of propagation delay times in top switching and bottom switching in SODEL

CMOS as well as conventional CMOS technology




Figure 4: Comparison of bit line voltage waveforms between SODEL CMOS and conventional CMOS.

## 5. Conclusion

SODEL CMOS is a viable solution for high speed and low-power applications. SODEL CMOS technology can realize higher AC performance. Propagation delay time and power-delay in SODEL CMOS will be about 20% smaller than in conventional CMOS. The write-data times in SODEL CMOS SRAM is 98ps compared to 130ps in conventional bulk CMOS. The performance is also improved due to smaller parasitic capacitance and smaller body effect.

**6.Reference**

1. S. Inaba, K. Miyano, H. Nagano, A. Hokazono, K. Ohuchi, I. Mizushima, H. Oyamatsu, Y. Tsunashima, K. Ishimaru, Y. Toyoshima, and H. Ishiuchi, "SODEL FET: Novel channel and S/D profile engineering schemes by selective Si epitaxial growth technology," *IEEE Trans. Electron Devices*, vol. ED-51, no. 9, pp. 1401–1408, Sep. 2004.
2. D. H. Allen, A. G. Aipperspach, D. T. Cox, N. V. Phan, and S. N. Storino, "A 0.2  $\mu$ m 1.8 V SOI 550 MHz 64 b PowerPC microprocessor with copper interconnects," in *IEEE ISSCC Dig. Tech. Papers*, 1999, pp. 438–439.
3. S. Inaba, H. Nagano, K. Miyano, I. Mizushima, K. Ishimaru, and H. Ishiuchi, "Low power logic circuit and SRAM Cell application with Silicon on Depletion Layer CMOS (SODEL CMOS) technology," in *Proc. IEEE CICC*, 2004, pp. 225–228.
4. Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 1998, Sec. 4.
5. K. Adachi, K. Ohuchi, N. Aoki, H. Tsujii, T. Ito, H. Itokawa, K. Matsuo, K. Suguro, Y. Honguh, N. Tamaoki, K. Ishimaru, and H. Ishiuchi, "Issues and optimization of millisecond anneal process for 45 nm node and beyond," in *Symp. VLSI Tech. Dig.*, 2005, pp. 142–143.
6. Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 1998, Sec. 5.
7. K. Bernstein and N. J. Rohrer, *SOI Circuit Design Concepts*. Boston, MA: Kluwer Academic, 2000, ch. 4, 5.
8. M. Kanda, E. Morifuji, M. Nishigoori, Y. Fujimoto, M. Uematsu, K. Takahashi, H. Tsuno, K. Okano, S. Matsuda, H. Oyamatsu, H. Takahashi, N. Nagashima, S. Yamada, T. Noguchi, Y. Okamoto, and M. Kakumu, "Highly stable 65 nm node (CMOS5) 0.56  $\mu$ m SRAM Cell Design for Very Low Operation Voltage," in *Symp. VLSI Tech. Dig.*, 2003, pp. 13–14.